The watchdog counter, which is realised by hardware inside the FPGA, is disabled by default after the instrument reset. The watchdog can be enabled by setting the corresponding bit in the Control Register. After the watchdog counter is enabled, it has to be reset at least every 142ms, otherwise it releases an subsystem reset. The watchdog counter is reset by a write access to a specific address.